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a b s t r a c t
Permuting a vector is a fundamental primitive which arises in many applications. In
particular, rational permutations, which are defined bypermutations of the bits of the binary
representations of the vector indices, arewidely used.Matrix transposition and bit-reversal
are notable examples of rational permutations. In this paper we contribute a number of
results regarding the execution of these permutations in cache hierarchies, with particular
emphasis on the cache-oblivious setting. We first bound from below the work needed to
execute a rational permutation with an optimal cache complexity. Then, we develop a
cache-oblivious algorithm to perform any rational permutation, which exhibits optimal
work and cache complexities under the tall cache assumption. We finally show that for
certain families of rational permutations (including matrix transposition and bit reversal)
no cache-oblivious algorithm can exhibit optimal cache complexity for all values of the
cache parameters. This latter result specializes the one proved by Brodal and Fagerberg for
general permutations to the case of rational permutations, and provides further evidence
that the tall cache assumption is often necessary to attain cache optimality in the context
of cache-oblivious algorithms.
© 2008 Elsevier B.V. All rights reserved.
1. Introduction
A global computer infrastructure may be employed to provide dependable and cost-effective access to a number of
platforms of varying computational capabilities, irrespective of their physical location or access point. This is, for example,
the case of grid environments [1] which enable sharing, selection, and aggregation of a variety of geographically distributed
resources. In such a scenario, many different platforms can be available to run applications. For load management reasons,
the actual platform(s) onto which an application is ultimately run may not be known at the time when the application is
designed. Hence, it is useful to design applications which adapt automatically to the actual platform they run on.
A typical modern platform features a hierarchical cascade of memories whose capacities and access times increase as
they grow farther from the CPU. In order to amortize the larger cost incurred when referencing data in distant levels of the
hierarchy, blocks of contiguous data are replicated across the faster levels, either automatically by the hardware (e.g., in
the case of RAM-cache interaction) or by software (e.g., in the case of disk-RAM interaction). The rationale behind such a
hierarchical organization is that thememory access costs of a computation canbe reducedwhen the samedata are frequently
reused within a short time interval, and data stored at consecutive addresses are involved in consecutive operations, two
properties known as temporal and spatial locality of reference, respectively.
Many models have been proposed to explicitly account for the hierarchical nature of the memory system. A two-level
memory organization, intended to represent a disk-RAM hierarchy, is featured by the External Memory (EM) model of
Aggarwal and Vitter [2], which has been extensively used in literature to develop efficient algorithms that deal with large
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data sets, whose performance is mainly affected by the number of disk accesses (see [3] for an extensive survey on EM
algorithms). In this model, operations can only be performed on data residing in RAM, and data are transferred between
RAM and disk in blocks of fixed size, under the explicit control of the program which decides where the blocks loaded from
disk are placed in RAM and chooses the replacement policy.
Another popular model featuring a two-level memory organization, intended to represent a RAM-cache hierarchy, is the
Ideal Cache (IC) model, introduced by Frigo et al. [4]. As in the EMmodel, in the ICmodel operations can only be performed
on data residing in the fast level, the cache, and data are moved between RAM and cache in fixed-size blocks (cache lines).
However, unlike the EMmodel, block transfers are performed automatically by the hardware whenever an operand which
is not in cache is referenced, and an optimal off-line replacement policy is assumed. Algorithm design on the IC aims at
minimizing the number of RAM-cache transfers, called misses (cache complexity), and the number of operations performed
(work complexity). The model has received considerable attention in the literature as the base for the design of the so-called
cache-oblivious algorithms, which run efficiently without knowledge of the cache parameters, namely the cache size and the
cache line size. Most importantly, cache-oblivious algorithms attaining an optimal number ofmisses on the IC can be shown,
under certain circumstances, to attain optimal number ofmisses at all levels of anymulti-level cache hierarchy [4]. For these
reasons, efficient cache-oblivious algorithms are attractive in a global computing environment since they run efficiently
on platforms featuring different memory hierarchies without requiring previous knowledge of the hierarchy parameters.
A number of optimal cache-oblivious algorithms [4,5] and data structures [6] have been proposed in literature for important
problems, e.g. matrix transposition, permuting, sorting and searching.
In several cases, optimality of cache-oblivious algorithms is attained under the so-called tall cache assumption which
requires the cache size in words to be at least the square of the cache line size in words. Recently, Brodal and Fagerberg
[7] have proved that a cache-oblivious algorithm for sorting cannot be optimal for every set of the values of the cache
parameters; moreover, they have shown that no cache-oblivious algorithm for permuting can exhibit optimal cache
complexity for all values of the cache parameters, even under the tall cache assumption. Impossibility results of a similar
flavor have been proved by Bilardi and Peserico [8] in the context of DAG computations on the Hierarchical Memory Model
(HMM) [9], which does not account for the spatial locality of reference.
Permuting a vector is a fundamental primitive in many problems; in particular the so-called rational permutations are
widely used. A permutation is rational if it is defined by a permutation of the bits of the binary representations of the
vector indices. Matrix transposition, bit-reversal, and some permutations implemented in the Data Encryption Standard
(DES) [10] are notable examples of rational permutations. There are some works in literature which deal with the efficient
implementation of specific rational permutations in a memory hierarchy: e.g., Frigo et al. [4] propose a cache-oblivious
algorithm for matrix transposition which is optimal under the tall cache assumption, Carter and Kang [11] give an optimal
cache-aware algorithm for the bit-reversal of a vector. To the best of our knowledge, the only works in literature which
propose a general approach to rational permutations are [12–15]. The first two papers propose efficient algorithms for
performing any rational permutation in the blocked HMM [12] and in the UniformMemory Hierarchy (UMH)model [13]. In
[14,15] a lower bound on the number of disk accesses and an optimal algorithm for performing rational permutations are
given for the Disk Array model [16] (which is similar to the EM one).
In this paper we first bound from below the work needed to execute any family of rational permutations in the ICmodel
with an optimal cache complexity. For achieving this bound, we prove a technical lemma which is a generalization of the
argument used in [2] to bound from below the number of disk accesses of matrix transposition in the EM model. Then,
we propose a cache-oblivious algorithm for performing any rational permutation, which exhibits optimal cache and work
complexities under the tall cache assumption. Finally, we show that for certain families of rational permutations (including
matrix transposition and bit-reversal) there is no cache-oblivious algorithm which achieves optimality for every set of the
values of the cache parameters. To this purpose we follow a similar approach to the one employed in [7]. Specifically, let
A be a cache-oblivious algorithm for a specific class of rational permutations and consider the two sequences of misses
generated by the executions of A in two different ICs, where one model satisfies a particular assumption while the other
does not. We simulate these two executions in the EMmodel and obtain a new EM algorithm solving the same problem of
A. By adapting the technical lemma given in the argument for bounding from below the work complexity, we conclude that
A cannot be optimal in both ICs.
The rest of the paper is organized as follows. In Section 2, we describe the IC and EMmodels, and give a formal definition
of rational permutation. In Section 3, we provide the aforementioned lemma and the lower bound on the work complexity.
In Section 4, we describe the cache-oblivious algorithm. In Section 5, we present the simulation technique and apply it to
prove the limits of any cache-oblivious algorithm performing a given set of rational permutations. In Section 6, we conclude
with some final remarks.
2. Preliminaries
2.1. The models
Two models of memory hierarchy are used in this work. The first one is the Ideal Cache model (IC(M, B)), introduced by
Frigo et al. in [4], which consists of an arbitrarily largemainmemory and a (data) cache ofMwords. Thememory is split into
blocks of B adjacent words called B-blocks, or simply blocks if B is clear from the context. The cache is fully associative and
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organized into M/B > 1 lines of B words: each line is empty or contains a B-block of the memory. The processor can only
reference words that reside in cache: if a referenced word belongs to a block in a cache line, a cache hit occurs; otherwise
there is a cache miss and the block has to be copied into a line, replacing the line’s previous content. The model adopts an
optimal off-line replacement policy, that is it replaces the block whose next access is furthest in the future [17]. We denote
as work complexity the number of (elementary) operations, and as cache complexity the number of misses.
The concept of cache-oblivious (resp., cache-aware) algorithm is also introduced in [4], as an algorithmwhose specification
is independent (resp., dependent) of the cache parameters M and B. It is easy to see that both cache-oblivious and cache-
aware algorithms are formulated as traditional RAM algorithms. A cache-optimal (resp.,work-optimal) algorithm denotes an
algorithm which reaches the best cache (resp., work) complexity when executed on an IC(M, B), for each value of M and B.
A number of cache-oblivious algorithms proposed in literature are cache-optimal only under the tall cache assumption, that
is M ≥ B2.
The secondmodel is the External Memorymodel (EM(M, B)) of Aggarwal and Vitter [2]. It features two levels of memory:
a (fast) RAM memory of M words and an arbitrarily large (slow) disk. As the main memory in the IC, the disk storage is
partitioned into blocks of B adjacent words called B-blocks, or simply blocks if B is clear from the context. The processor can
only reference words that reside in RAM. Data transfers between RAM and disk are performed as follows: an input operation
moves a B-block of the disk into Bwords of the RAM, and an output operationmoves Bwords of the RAM into a B-block of the
disk. The input/output operations (I/Os) are explicitly controlled by the algorithm, and this is the main difference between
the IC and theEMmodels.Wedenote as the I/O complexityof anEM algorithm thenumber of I/Os performedby the algorithm.
We require an algorithm to store its input (resp., output) in the disk at the beginning (resp., end) of its execution. There is
a natural correspondence between I/Os in the EMmodel and cache misses in the ICmodel: a miss requires the fetching of
a B-block from memory and the eviction of a B-block from cache if there is no empty line; hence a miss corresponds to at
most two I/Os, and for this reason we will intentionally mix the two terms.
2.2. Rational permutations
An N-permutation ΠN is a bijective function from and to the set {0, . . . ,N − 1}. This paper focuses on the so-called
rational permutations defined as follows. Let N = 2n. Denote with σ an n-permutation and with (ain−1, . . . , ai0) the binary
representation of the value i ∈ {0, . . . ,N − 1}, where ai0 denotes the least significant bit (LSB). The rational N-permutation
Π σN maps a value i to the value whose binary representation is (a
i
σ(n−1), . . . , a
i
σ(0)), for each i ∈ {0, . . . ,N − 1}. We call σ the
bit-permutation defining Π σN and denote with σ−1 its inverse. Note that the inverse of Π σN is Π
(σ−1)
N .
Given an n-permutation σ and an index j, with 0 ≤ j < n, we define the following sets of bit positions:
• j-outgoing set: Ψ(j,σ) = {k : (k < j) ∧ (σ−1(k) ≥ j)};
• j-incoming set: Υ(j,σ) = {k : (k ≥ j) ∧ (σ−1(k) < j)}.
We call a bit position in Ψ(j,σ) (resp., Υ(j,σ)) j-outgoing bit position (resp., j-incoming bit position). In order to clarify the
meaning of the j-outgoing and j-incoming sets, let K and H be two integers in {0, . . . ,N − 1} with binary representations
(aKn−1, . . . , a
K
0) and (aHn−1, . . . , aH0), respectively, and such that H = Π σN (K). Then, the set Ψ(j,σ) contains the indices of the j
LSBs in the binary representation of Kwhich, by virtue of permutationσ, appear among the (n−j)most significant bits (MSBs)
in the binary representation of H. Similarly, the setΥ(j,σ) contains the indices of the n− jMSBs in the binary representation
of K which appear among the j LSBs in the binary representation of H. Note that the cardinalities of Ψ(j,σ) and Υ(j,σ) are
equal: indeed, if Ψ(j,σ) bits among the j LSBs are permuted in the (n − j) MSBs, then Ψ(j,σ) bits among the (n − j) MSBs
must be permuted in the j LSBs; hence, by the definition ofΥ(j,σ), |Ψ(j,σ)| = |Υ(j,σ)|. We define the j-outgoing cardinality
ψ(j,σ) as the cardinality of Ψ(j,σ) (or Υ(j,σ) equivalently).
Let V be a vector of N entries and V[i] be the i-th entry of V , with 0 ≤ i < N; we call i the index of entry V[i]. An algorithm
performs the N-permutation ΠN on V if it returns a vector U, distinct from V , such that U[i] = V[ΠN(i)] for each i, with
0 ≤ i < N. Note that V[i] is permuted into U[Π−1N (i)], where Π−1N is the inverse of ΠN . We suppose that a machine word
is large enough to contain a vector entry or the index of a vector entry, and that the entries of any vector are stored in
consecutive memory locations, sorted by indices.1
Let Σ be an infinite set of permutations which contains at most one n-permutation for each n ∈ N. Note that each n-
permutation σ ∈ Σ defines a rational permutation Π σN , with N = 2n. An algorithm performs the rational permutations
defined by Σ if, when given in input an n-permutation σ ∈ Σ and a vector V of N = 2n entries, it performs Π σN on V . For each
N = 2n such that there exists an n-permutation σ ∈ Σ , we denote by ψΣ(j,N) the j-outgoing cardinality ψ(j,σ).
For example, let V be a vector representing a
√
N×√Nmatrix stored in a row-major layout. An algorithmwhich transposes
the matrix stored in V for each N = 2n, n even, is an algorithm which performs the rational permutations defined by
Σ T = {σTn : ∀ n > 1 and n even}, where
σTn(j) =
(
j+ n
2
)
mod n. (1)
1We also suppose that the first entry of a vector stored in the memory (resp., disk) of the IC(M, B) (resp., EM(M, B)) model is aligned with a B-block.
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Since the j-outgoing and j-incoming sets of σTn are
Ψ(j,σTn) =

∅ if j = 0
{0, . . . , j− 1} if 0 < j ≤ n2{j− n2 , . . . n2 − 1} if n2 < j < n,
Υ(j,σTn) =

∅ if j = 0
{ n2 , . . . , n2 + j− 1} if 0 < j ≤ n2{j, . . . n− 1} if n2 < j < n,
(2)
the j-outgoing cardinality of Σ T is
ψΣT (j, 2n) = min{j, n− j}. (3)
In the same fashion, an algorithm for the bit-reversal of a vector is an algorithm which performs the rational permutations
defined by ΣR = {σRn,∀ n ≥ 1}, where
σRn(j) = n− j− 1
The j-outgoing and j-incoming sets of a bit-permutation σRn are
Ψ(j,σRn) =

∅ if j = 0
{0, . . . , j− 1} if 0 < j ≤ b n2 c{0, . . . , n− j− 1} if b n2 c < j < n,
Υ(j,σRn) =

∅ if j = 0
{n− j, . . . n− 1} if 0 < j ≤ b n2 c{j, . . . , n− 1} if b n2 c < j < n,
from which follows that the j-outgoing cardinality of ΣR is
ψΣR(j, 2n) = min{j, n− j}. (4)
3. Lower bounds
In this sectionwederive a lower boundon thework complexity of any algorithmwhichperforms a given family of rational
permutations with optimal cache complexity. To this purpose, we prove a technical lemma which generalizes a technical
result given in [2] for bounding from below the number of disk accesses of matrix transposition in the EMmodel. The lower
bound on the cache complexity given in [14] can be proved as a corollary of this technical lemma. Finally, we prove that the
cache-aware algorithm obtained by the one given in [15] exhibits optimal cache and work complexities when executed in
an IC(M, B), for each M and B.
Let Σ be the set of permutations defined in Section 2.2, and consider an algorithm which is able to perform any rational
N-permutation defined by Σ on a vector of N entries. We denote with QΣ(N,M, B) the cache complexity of this algorithm,
and with V and U the input and output vectors, respectively (recall that the two vectors V and U are distinct and each one is
stored in N consecutive memory locations).
Let the i-th target group, 1 ≤ i ≤ N/B, be the set of V ’s entries that will ultimately be in the i-th constituent B-block of U.
We define the following convex function2:
f (x) =
{
x log x if x > 0
0 if x = 0. (5)
Let γ be a B-block of the memory (if there is a copy of the block in cache, we refer to that copy). The togetherness rating of γ
(Cγ(q)) and the potential function (POT(q)) after qmisses are defined as:
Cγ(q) =
N/B∑
i=1
f (xγ,i), POT(q) =
∑
∀B-block γ
Cγ(q),
where xγ,i denotes the number of entries in γ belonging to the i-th target group just before the (q + 1)-st miss.3 As proved
in [14], the values of the potential function at the beginning and at the end of the algorithm are given by the following
equations:
POT(0) = N log
(
B
2ψΣ (log B,N)
)
, POT(QΣ(N,M, B)) = N log B. (6)
2We denote with log the binary logarithm and with e the Napier’s constant.
3 If there is no (q+ 1)-st miss, we consider the end of the algorithm; we use this convention whenever the (q+ 1)-st miss is not defined.
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Let ∆POT(q) denote the increase in potential due to the q-th miss, with 1 ≤ q ≤ QΣ(N,M, B), that is ∆POT(q) =
POT(q) − POT(q − 1). The following lemma provides an upper bound on ∆POT(q), that is the maximum increase due to
a rearrangement of the entries in cache after the q-th miss.
Lemma 1. Let γ be the block fetched into the cache as a consequence of the q-th miss, and C be the set of at mostM/B− 1 blocks
residing in cache with γ. Denote withW the number of entries that are in γ just before the q-th miss and are in a block belonging
to C just before the (q+ 1)-st miss, or vice versa. Then,
∆POT(q) ≤ B+W log 2eM
W
(7)
for each q, with 1 ≤ q ≤ QΣ(N,M, B).
Proof. If there is no empty cache line when γ is fetched, then a block is evicted from the cache, but this operation does
not affect the potential function. Block γ exchanges entries with blocks in C without incurring any miss; then, at most M/B
blocks increase their togetherness ratings before the next miss. We focus on data exchanged between γ and blocks in C,
since the increase in the potential function due to rearrangements between two blocks α and β in C was considered when
βwas fetched in cache (if we suppose that βwas fetched after α). We use the following notation:
• mα,i: number of entries in block α belonging to the i-th target group just before the q-th miss, with α ∈ C ∪ {γ} and
1 ≤ i ≤ N/B;
• wα,β,i: number of entries belonging to the i-th target group, which are in block α just before the q-thmiss, and are in block
β just before the (q + 1)-st miss, with α,β ∈ C ∪ {γ}, α 6= β and 1 ≤ i ≤ N/B. (Actually, we are interested only in wγ,α,i
and wα,γ,i, with α ∈ C.)
We partition the target groups into two sets P and R: the i-th target group belongs to P if and only if
∑
α∈C(wα,γ,i−wγ,α,i) ≥ 0,
while it belongs to R otherwise. Let:
WP =
∑
i∈P
∑
α∈C
wα,i WR =
∑
i∈R
∑
α∈C
w˜α,i,
where wα,i = wα,γ,i −wγ,α,i and w˜γ,i = wγ,α,i −wα,γ,i. Note thatWR +WP ≤ W. The mα,i values are limited by the constraints
below:∑
i∈P
mγ,i ≤ B−WP,
∑
α∈C
∑
i∈R
mα,i ≤ M −WR. (8)
By the definition of the convex function f (Eq. (5)), the increase in potential is
∆POT(q) = ∑
α∈C∪{α}
(
Cα(q)− Cγ(q− 1)) ≤ ∆POTR(q)+∆POTP(q),
where
∆POTR(q) =
∑
i∈R
∑
α∈C
[f (mα,i + w˜α,i)− f (mα,i)− f (w˜α,i)] , (9)
∆POTP(q) =
∑
i∈P
[
f
(
mγ,i +
∑
α∈C
wα,i
)
− f (mγ,i)−∑
α∈C
f (wα,i)
]
. (10)
By Inequalities (8) and the properties of concave functions, an upper bound on ∆POTR(q) is obtained by setting mα,i =
(M −WR)/(|R||C|) and w˜α,i = WR/(|R||C|). Then:
∆POTR(q) ≤ (M −WR) log
(
1+ WR
M −WR
)
+WR log M
WR
≤ WR log eM
WR
, (11)
since (1+ 1/x)x ≤ e if x ≥ 1. In the same fashion, an upper bound on ∆POTP(q) is obtained by plugging mγ,i = (B−WP)/|P|
and wα,i = WP/(|P||C|) into Eq. (10):
∆POTP(q) ≤ (B−WP) log B
B−WP +WP log
B
WP
+WP log |C| ≤ B+WP log M
WP
. (12)
By Eqs. (11) and (12), and the fact thatWR +WP ≤ W, we derive the following upper bound:
∆POT(q) ≤ B+WP log M
WP
+WR log eM
WR
≤ B+W log 2eM
W
. 
Corollary 2. The increase in the potential function due to the q-th miss, with 1 ≤ q ≤ N/B, is upper bounded by 2B log 2eM
B
.
Proof. When a block γ is fetched into the cache, at most 2B entries are exchanged between γ and the other blocks residing
in cache before the (q+ 1)-st miss. The corollary follows Lemma 1 by settingW = 2B. 
Lemma 1 allows us to derive an alternative proof of the lower bound proved in [14], as reported below.
Theorem 3 ([14]). Let Σ be an infinite set of permutations which contains at most one n-permutation for each n ∈ N, and let
N = 2n. An algorithm which performs any rational N-permutation defined by an n-permutation in Σ requires
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Ω
(
NψΣ(log B,N)
B log(M/B)
+ N
B
)
misses in an IC(M, B), for each value of M and B.4
Proof. The theorem follows by Corollary 2 and Eq. (6) because
QΣ (N,M,B)∑
q=1
∆POT(q) ≥ POT(QΣ(N,M, B))− POT(0). 
An obvious lower bound on the work complexity of an algorithm performing rational permutations is Ω (N) since N
entries have to be moved from the input vector V to the output vector U. Moreover, this work complexity is yielded by
the naïve algorithmwhich moves each entry V[Πσ(i)] directly into U[i], but this algorithm is not cache-optimal. We wonder
whether there is a cache-optimal IC algorithmwhosework complexity isΘ (N) for each value of ICparameters. The following
theorem states that such an algorithm cannot exist.
Theorem 4. Let Σ be an infinite set of permutations which contains at most one n-permutation for each n ∈ N, and let N = 2n.
Consider an algorithmwhich performs any rational N-permutation defined by an n-permutation inΣ andwhose cache complexity
is
QΣ(N,M, B) ∈ Θ
(
NψΣ(log B,N)
B log(M/B)
+ N
B
)
,
in an IC(M, B), for each value of M and B. Then its work complexity is
WΣ(N,M, B) ∈ Ω
(
NψΣ(log B,N)
log(M/B)
+ N
)
(13)
when M/B > b, for a suitable constant b > 1.
Proof. IfψΣ(log B,N) ≤ log(M/B), Eq. (13) becomes theΩ (N) lower bound. SupposeψΣ(log B,N) > log(M/B), and let c and
d be two suitable constants such that
c
NψΣ(log B,N)
B log(M/B)
≤ QΣ(N,M, B) ≤ dNψΣ(log B,N)
B log(M/B)
. (14)
Denote with Q ′Σ(N,M, B) the number of misses, each of which increases the potential by at least (B/2d) log(M/B). We claim
that Q ′Σ(N,M, B) = Θ (QΣ(N,M, B)). Let ∆POT be the upper bound given in Corollary 2 on the increase in the potential
function due to a miss, and let∆POT1 = (B/2d) log(M/B). Then,
POT(Q)− POT(0) ≤ (QΣ(N,M, B)− Q ′Σ(N,M, B))∆POT1 + Q ′Σ(N,M, B)∆POT
≤ QΣ(N,M, B)∆POT1 + Q ′Σ(N,M, B)∆POT.
From Eq. (6) and Inequality (14), we derive
Q ′Σ(N,M, B)
(
2B log
(2eM
B
))
≥ NψΣ(log B,N)− dNψΣ(log B,N)/(2d),
which implies
Q ′Σ(N,M, B) ∈ Ω
(
NψΣ(log B,N)
B log(M/B)
)
.
Let qbe amisswhich increases the potential by at least∆POT1, and letγ be the block fetched into the cache in the q-thmiss. By
Lemma 1, if atmostW entries are exchanged between γ and the other blocks resident in cachewith γ, the potential increases
by at most (B+W log(2eM/W)). IfM/B ≥ b for a suitable constant b > 1 andW < B/4d, then (B+W log(2eM/W)) < ∆POT1,
which is a contradiction. Then W = Θ (B). Since an IC operation moves only a constant number of words between blocks,
there are at least Ω (B) operations per miss. The theorem follows. 
Corollary 5. Each rational permutation Π σN , defined by a bit-permutation σ, can be performed by an optimal cache-aware
algorithm with work complexity
W(N,M, B) ∈ Θ
(
Nψ(log B,σ)
log(M/B)
+ N
)
,
and cache complexity
Q(N,M, B) ∈ Θ
(
Nψ(log B,σ)
B log(M/B)
+ N
B
)
,
in an IC(M, B), for each value of M and B.
4 Note that the lower bound given in [14] is Ω
(
Nmax{ψΣ (logM,N),ψΣ (log B,N)}
B log(M/B) + NB
)
, but it easy to see that it is asymptotically equivalent to the one
given in Theorem 3.
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Proof. An optimal algorithm for performing a rational permutation Π σN in a Disk Arrays model [16] with p disks is given in
[15]. By setting p = 1, this algorithm translates automatically into an EM algorithm; then, by removing all I/O operations,
the algorithm becomes a cache-aware IC algorithm. Clearly, the number of block transfers performed by the optimal off-line
policy of the ICmodel cannot be bigger than the number of disk accesses performed in the Disk Arrays model. This cache-
aware algorithm is composed ofψ(log B,σ)/(B log(M/B)) phases, each of which requiresΘ (N)work andΘ (N/B)misses. By
Theorems 3 and 4, this algorithm exhibits optimal cache andwork complexities in an IC(M, B), for each value ofM and B. 
4. Cache-oblivious algorithm
In this section we propose an efficient cache-oblivious algorithm which performs each rational permutation Π σN on a
vector V of N = 2n entries, where σ is an n-permutation. This cache-oblivious algorithm exhibits optimal cache and work
complexities under the tall cache assumption. Moreover, we describe an efficient cache-oblivious algorithm for computing
all the values Π σN (i), with 0 ≤ i < N: indeed, the computation of a generic bit-permutation σ cannot be considered an
elementary operation.
4.1. Computing the values of a rational permutation
Let N = 2n, and let Π σN be the rational permutation defined by an n-permutation σ. In this subsection we describe an
algorithmwhich computes a vector P of N entries, where P[i] = Π σN (i) for each i, with 0 ≤ i < N. The algorithm derivesΠ σN (i)
from Π σN (i− 1) (note that Π σN (0) = 0 for each σ), comparing the binary representations of i and i− 1.
Specifically, the algorithm uses four vectors:
• Swhere S[j] = σ(j) for each j, with 0 ≤ j < n;
• I where I[j] = σ−1(j) for each j, with 0 ≤ j < n;
• P where, at the end of the algorithm, P[i] = Π σN (i) for each i, with 0 ≤ i < N;• Awhere the j-th entry stores the j-th bit of the binary representation of the current index i, with 0 ≤ j < n and 0 ≤ i < N
(A[0] is the LSB).
More succinct data structures can be adopted, but we prefer the naïve ones for the sake of simplicity. The input of the
algorithm is S (i.e. the bit-permutation σ), while the output is P. Note that I can be computed from S by means of any sorting
algorithm. The algorithm for computing P is divided into N−1 stages: in the i-th stage, with 0 < i < N, the algorithm adds 1
(moduloN) to the binary representation of i−1 stored in A, and derives P[i] from P[i−1] according to the differences between
the binary representations of i and i− 1. The algorithm’s pseudocode gives a more formal, and simpler, description:
Algorithm 1 Computes the values of a bit-permutation σ; let N = 2n.
INPUT: a vector S of n entries which represents the n-permutation σ;
OUTPUT: a vector P of N entries, where P[i] = Π σN (i) for each i, with 0 ≤ i < N;
1: Compute I from S through Mergesort;
2: Set all entries of A to 0;
3: P[0] ← 0;
4: for i = 1 to N − 1 do
5: P[i] ← P[i− 1];
6: j← 0;
7: while A[j] = 1 do
8: A[j] ← 0; // The j-th bit of i is set to 0
9: P[i] ← P[i] − 2I[j]; // The I[j]-th bit of P[i] is set to 0
10: j← j+ 1;
11: end while;
12: A[j] ← 1; // The j-th bit of i is set to 1
13: P[i] ← P[i] + 2I[j]; // The I[j]-th bit of P[i] is set to 1
14: end for;
Note that Algorithm 1 is cache-oblivious and it is based on the binary counter [18].
Theorem 6. The work and cache complexities of Algorithm 1 are:
W(N,M, B) ∈ Θ (N) , (15)
Q(N,M, B) ∈ Θ
(
N
B
)
(16)
in an IC(M, B), for each value of M and B such that M/B ≥ 4.
Proof. The inverse of σ, that is I, can be efficiently computed through Mergesort with work complexity o(N) and cache
complexity o(N/B) [7].
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In order to bound the cache complexity of the for loop (Steps 4–14), we describe a particular replacement policy for
the cache and compute the cache complexity using this policy; since the IC model adopts an optimal off-line replacement
policy, the actual cache complexity cannot be greater. We suppose the cache to have at least four lines, and we associate the
vectors I, P and Awith three distinct cache lines: that is, there is exactly one cache line for all the constituent blocks of each
vector. The fourth line is used for support variables. Since the entries of P are required in sequential order, each constituent
block of P is fetched only once into the line associated with P. Therefore, the number of misses due to P is Θ (N/B).
Let αi be the memory block which contains the entries A[iB], . . . , A[(i + 1)B − 1], with 0 ≤ i < dn/Be. When an entry
A[iB+ k], with 0 ≤ i < dn/Be and 1 ≤ k < B, is required, the corresponding block αi is in cache since the previous required
A’s entry was A[iB+ k− 1], which also belongs to αi. On the other hand, when A[iB] is referenced, block αi is not in cache and
a miss occurs. Since A[j] flips N/2j times, with 0 ≤ j < n, during the course of the algorithm [18], each block αi is fetched
into the cache N/2iB times. Therefore, the number of misses due to A is Θ(N/2B). Since I[i] is read only after A[i] for each i,
with 0 ≤ i < n, an upper bound for A translates into a bound for I; then, the number of misses due to I is Θ(N/2B). Eq. (16)
follows. Since there are Θ(B) operations for each block, Eq. (15) also follows. 
4.2. Cache-oblivious algorithm
In this subsection we present a cache-oblivious algorithm which performs any rational permutation Π σN on a vector V of
N = 2n entries, where σ and V are given as input. As usual, U denotes the output vector. Before describing the algorithm,
note that the recursive cache-oblivious algorithm for matrix transposition described in [4] moves each entry of the input
matrix to the corresponding entry of the outputmatrix in an order based on the Z-Morton layout [19]. This particular pattern
of access to V minimizes the cache complexity of the algorithm under the tall cache assumption. In the same fashion, our
algorithm first derives an efficient pattern of access to V from σ, and then it moves each V ’s entry, in an order given by the
pattern, into the right U’s entry.
The pattern of access to V is defined by the n-permutation τσ given by the following algorithm.5
Algorithm 2 Computes the bit-permutation τσ
INPUT: an n-permutation σ;
OUTPUT: the n-permutation τσ;
1: Compute σ−1 from σ through Mergesort;
2: i = 0; j = 0;
3: while j < n do
4: if σ−1(i) ≥ i then {τ−1σ (j) = i; j = j+ 1;}
5: if σ(i) > i then {τ−1σ (j) = σ(i); j = j+ 1;}
6: i = i+ 1;
7: end while
8: Compute τσ from τ−1σ through Mergesort;
The algorithm for performing Π σN on V is divided into N steps: in the i-th step, the entry V[Π τσN (i)] is moved into
U[Π (σ−1)N (Π τσN (i))], with 0 ≤ i < N. The pseudocode of the algorithm is the following:
Algorithm 3 Performs the rational permutation Π σN
INPUT: an n-permutation σ, and a vector V of N = 2n entries;
OUTPUT: a vector U of N entries, where U[Π σN (i)] = V[i] for each i, with 0 ≤ i < N;
1: Compute σ−1 from σ through Mergesort;
2: Compute τσ through Algorithm 2;
3: Compute the values of the bit-permutations Π τσN and Π
(σ−1)
N through Algorithm 1;
4: for i = 0 to N − 1 do
5: U[Π (σ−1)N (Π τσN (i))] = V[Π τσN (i)];
6: end for
In order to prove the correctness and to evaluate the cache and work complexities of Algorithm 3, we introduce the
following two lemmas.
Lemma 7. Let σ be an n-permutation. Then the function τσ defined by Algorithm 2 is an n-permutation.
Proof. We claim that τ−1σ (hence τσ) is a permutation. Suppose, for the sake of contradiction, that there are two values j′ and
j′′, 0 ≤ j′ < j′′ < n such that τ−1σ (j′) = τ−1σ (j′′) = p. Clearly, p cannot be assigned to both τ−1σ (j′) and τ−1σ (j′′) by two steps of
5 For simplifying Algorithms 2 and 3, we use the functions τσ , τ−1σ , σ, σ−1 instead of their vector representations.
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the same kind. Then, suppose that p is assigned to τ−1σ (j′) in Step 4 and to τ−1σ (j′′) in Step 5: by the if statements in Steps 4
and 5, there exists a value q ≥ p such that σ(q) = p and σ(q) > q, but this is a contradiction. In the same fashion, it can be
proved that p cannot be assigned to τ−1σ (j′) in Step 5 and to τ−1σ (j′′) in Step 4. Therefore, τ−1σ is a permutation since there are
n values and no duplicates. 
Lemma 8. Let σ be an n-permutation, and let τσ be the bit-permutation defined by Algorithm 2. Consider the set ρi = {τ−1σ (k) :
0 ≤ k ≤ i+ψ(i+ 1,σ)} for each i, with 0 ≤ i < n− 1, then
ρi = {0, . . . , i} ∪ Υ(i+ 1,σ).
Proof. In order to prove the lemma, we show by induction on i, with 0 ≤ i < n − 1, that at the end of the i-th iteration
of Algorithm 2, we have j = i + ψ(i + 1,σ) + 1 and {τ−1σ (k) : 0 ≤ k ≤ i + ψ(i + 1,σ)}, which defines ρi, is equal to
{0, . . . , i} ∪ Υ(i + 1,σ). If i = 0 the claim is clearly true. Let i > 0. Denote with j˜ the value of j at the beginning of
the i-th iteration, that is j˜ = (i − 1) + ψ(i,σ) + 1 by the inductive hypothesis. If i is assigned to τ−1σ (j˜) in Step 4, then
i /∈ ρi−1; otherwise i ∈ ρi−1 and, in particular, i ∈ Υ(i,σ). If σ(i) is assigned to τ−1σ (j˜) or τ−1σ (j˜ + 1) in Step 5, then
either σ(i) ∈ Υ(i + 1,σ) − Υ(i,σ), or σ(i) ∈ Υ(i,σ). A simple case analysis shows that at the end of the i-th iteration
j = i+ψ(i+ 1,σ)+ 1 and ρi = {0, . . . , i} ∪ Υ(i+ 1,σ) 
As an example, suppose σ = σTn , where σTn is the bit-permutation associated with the transposition of a 2n/2×2n/2 matrix
(Eq. (1)). Then τ−1σ is so defined:
τ−1σ (i) =
{
i
2 if i even and 0 ≤ i < n
n
2 + i−12 if i odd and 0 ≤ i < n.
According with Lemma 8, it is easy to see that by Eq. (2)
ρi =
{{0, . . . , i} ∪ { n2 . . . n2 + i} if 0 ≤ i < n2{0, . . . , n− 1} if n2 ≤ i < n− 1.
Theorem 9. Let σ be an n-permutation, and let N = 2n. Then, the cache-oblivious Algorithm 3 performs the rational permutation
Π σN and requires
W(N,M, B) ∈ Θ (N) (17)
work and
Q(N,M, B) ∈
O
(
N
B
)
if M
B
≥ 21+ψ(log B,σ)
O
(
NB
M
)
if M
B
< 21+ψ(log B,σ)
(18)
misses in an IC(M, B), for each value of M and B such that M/B > 4.
Proof. The correctness of Algorithm 3 follows from the fact that τσ and Π τσN are permutations.
We now analyze the work and cache complexities of Algorithm 3. Recall that ψ(log B,σ) is the cardinality of Ψ(j,σ) (or
Υ(j,σ) equivalently). For simplifying the notation, we denote ψ(log B,σ) with ψ. As argued in the proof of Theorem 6, the
computation of the inverse of an n-permutation requires o(N) work and o(N/B) misses. Hence, the computation of σ−1 and
Algorithm 2 (Steps 1–2) can be performed in o(N) operations and o(N/B) misses. The computation of the values of Π τσN and
Π
(σ−1)
N (Step 3) requires linear work and Θ (N/B)misses (Theorem 6). Note that the values Π
(σ−1)
N (Π
τσ
N (i)) can be computed
by an adaptation of Algorithm 1, without affecting the complexities: as Π τσN (i) is derived from Π
τσ
N (i− 1), Π (σ
−1)
N (Π
τσ
N (i)) is
obtained by Π (σ
−1)
N (Π
τσ
N (i− 1)) comparing the binary representations of i and i− 1.
We now upper bound the cache complexity of Steps 4–6, in which all the entries of V are permuted into U. Suppose M
B
≥
21+ψ and partition the sequence of N accesses to V into N/(B2ψ) segments. Let F i = {Π τσN (iB2ψ), . . . ,Π τσN ((i+ 1)B2ψ − 1)},
with 0 ≤ i < N/B2ψ, be the set of the indices of the entries accessed in the i-th segment. By Lemma 8, the binary
representations of the values inF i differ on (log B+ψ) bit positions, andψ of these are the (log B)-incoming bit positions of
σ, which are among the log(N/B)MSBs by definition. Then, the B2ψ entries of V with indices in F i are distributed among 2ψ
blocks. Moreover, in the (log B+ψ) bit positions there are alsoψ (log B)-outgoing bit positions of σ; then, by the definition
of outgoing bit position, the B2ψ entries are permuted into 2ψ blocks of the output vector U. Since there are at least 21+ψ
cache lines, the permutation of entries indexed by the values inFi requiresΘ
(
2ψ
)
misses, and the permutation of thewhole
vector V requires Θ (N/B)misses.
Let M
B
< 21+ψ, and let ϕ be the maximum integer in [0, log B[ such that |Ψ(log B,σ) ∩ Ψ(ϕ,σ)| = log(M/2B), that is
ϕ denotes the bigger bit position such that exactly log(M/2B) (log B)-incoming bit positions are permuted into positions
smaller than ϕ. Note that ϕ is well defined since |Ψ(log B,σ)| = ψ > log(M/(2B)). We use the previous argument,
except for the segment length. Specifically, partition the sequence of N accesses to V into N/(2ϕM/(2B)) segments and let
F i = {Π τσN (i2ϕM/(2B)), . . . ,Π τσN ((i + 1)2ϕM/(2B) − 1}, with 0 ≤ i < N/(2ϕM/(2B)), be the set of the indices of the entries
required in the i-th segment. The binary representations of the values in F i differ on ϕ + log(M/(2B)) bit positions, and
(log(M/2B)) of these are (log B)-incoming bit positions of σ. Then the 2ϕM/(2B) entries of V with indices inF i are distributed
among M/(2B) blocks. An argument similar to the one used above proves that these 2ϕM/(2B) entries are permuted into
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at mostM/(2B) blocks of the output vector U. Therefore, the permutation steps requires O (N/2ϕ) = O (NB/M)misses, since
ϕ ≥ log(M/(2B)), and Eq. (18) follows. The proof of Eq. (17) is straightforward. 
By Theorem 9 and the lower bounds on the work and cache complexities given in Section 3, the cache-oblivious
Algorithm 3 is optimal whenM/B ≥ 21+ψ(log B,σ). Sinceψ(log B,σ) ≤ log B, the tall cache assumption (i.e.M ≥ B2) is sufficient
to guarantee cache and work optimality of the cache-oblivious algorithm for each rational permutation. Remember that
by Corollary 5, there exists a cache-aware algorithm for performing rational permutations which exhibits optimal cache
and work complexities for all values of the IC parameters. In the next section, we will show that a similar cache-oblivious
algorithm cannot exist.
5. Limits of cache-oblivious rational permutations
Theorem 4 proves that the work complexity of a cache-optimal algorithm is ω(N) when M/B ∈ o(2ψΣ (log B,N)), and Θ (N)
otherwise. Clearly, the work complexity of a cache-oblivious algorithm is independent of the cache parameters (this is not
the case, in general, for cache complexity); hence, a cache-oblivious algorithm cannot have optimal work complexity for
each value ofM and B. One can wonder whether there exists a cache-oblivious algorithmwhich is cache-optimal for eachM
and B, regardless of the work complexity. In this section we will prove that such an algorithm cannot exist. To this purpose
we follow a similar approach to the one employed in [7].
Let Σ be an infinite set of permutations which contains at most one n-permutation for each n ∈ N, let N = 2n, and letA
be a cache-oblivious algorithm which performs any rational N-permutation defined by an n-permutation in Σ on a vector
of N entries. Consider the two sequences of misses generated by the executions ofA in two different ICs, where one model
satisfies a particular assumptionwewill define, while the other does not.We simulate these two executions in the EMmodel
and obtain a new EM algorithm solving the same problem ofA. By adapting the argument described in Section 3 to bound
from below the number of disk accesses, we conclude thatA cannot be optimal in both ICs.
5.1. The simulation technique
In this subsection we describe a technique for obtaining an EM algorithm from two executions of a cache-oblivious
algorithm in two different ICmodels. The technique is presented in a general form and is a formalization of the ad hoc one
employed in [7] for proving the impossibility result for general permutations.
Consider two models C1=IC(M, B1) and C2 = IC(M, B2), where B1 < B2. For convenience, we assume B2 to be a multiple
of B1. Let A be a cache-oblivious algorithm for an arbitrary problem and let Q1 and Q2 be its cache complexities in the two
models, respectively. We define an algorithmA′ for EM(2M, B2) which emulates in parallel the executions ofA in both C1
and C2 and solves the same problem ofA.
Let us regard the RAM in EM(2M, B2) as partitioned into two contiguous portions of size M each, which we refer to as
M1 andM2, respectively. In turn, portionM1 is subdivided into blocks of B1 words (which we call B1-rows), and portionM2
is subdivided into blocks of B2 words (which we call B2-rows), so that we can establish a one-to-one mapping between the
cache lines of C1 and the B1-rows ofM1, and a one-to-one mapping between the cache lines of C2 and the B2-rows ofM2.
AlgorithmA′ is organized so that its I/Os coincide (except for some slight reordering) with the I/Os performed byA in C2,
and occur exclusively between the disk andM2. On the other hand, A′ executes all operations prescribed by A on data in
M1.6 Since there are no I/Os betweenM1 and the disk, data are inserted intoM1 by means of transfers of B1-rows between
M1 andM2, which coincide with the I/Os performed byA in C1.
Let us now see in detail how the execution of A′ in the EM(2M, B2) develops. Initially all the words inM1 andM2 are
empty, that is filled with NIL values, and the EM disk contains the same data of the memory of C2 (or C1 indistinguishably)
with the same layout (a one-to-one relation between the B2-blocks of C2 and the B2-blocks of the disk can be simply
realized). Let oi be the i-th operation of A, i = 1 . . . h. The execution of A in Ci, 1 ≤ i ≤ 2, can be seen as a
sequence Li of operations interleaved with I/Os. Since operations in L1 and L2 are the same, we build a new sequence
L=Γ 21Γ 11 o1 . . .Γ 2j Γ 1j oj . . .Γ 2h Γ 1h ohΓ 2h+1Γ 1h+1. Each Γ ij , with 1 ≤ j ≤ h+ 1 and 1 ≤ i ≤ 2, is defined as follows:
• Γ i1 is the sequence of I/Os that precede o1 inLi.• Γ ij , 1 < j ≤ h, is the sequence of I/Os which are enclosed between oj−1 and oj inLi.
• Γ ih+1 is the sequence of I/Os performed after oh inLi.
Note that a Γ ij can be empty. The length ofL, denoted as |L|, is the sum of the number h of operations and the size of all Γ ij ,
with 1 ≤ j ≤ h+ 1 and 1 ≤ i ≤ 2. LetA′ be divided into |L| phases. The behavior of the j-th phase is determined by the j-th
entry lj ofL:
(1) lj is an operation:A′ executes the same operation inM1.
6 Note that the operations ofA do not include I/Os since block transfers are automatically controlled by the machine. Moreover,A’s operations are the
same no matter whether execution is in C1 or C2 .
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(2) lj is an input of a B2-block (i.e. an input ofL2):A′ fetches the same B2-block from the disk into the B2-row ofM2 associated
with the line used in C2.
(3) lj is an input of a B1-block (i.e. an input ofL1): let γ be such a B1-block and γ ′ be the B2-block containing γ. Since there is
no prefetch in the ICmodel, the next operation ofA requires an entry in γ; thus γ ′ must be in the cache of C2, too. For
this reason, we can assume that γ ′ was, or has just been, fetched into a B2-row ofM2.A′ copies γ in the right B1-row of
M1 and replaces the copy of γ inM2 with B1 NIL values.
(4) lj is an output of a B2-block (i.e. an output of L2): A′ moves the respective B2-row ofM2 to the disk, replacing it with B2
NIL values.
(5) lj is an output of a B1-block (i.e. an output ofL1): let γ be such a B1-block and γ ′ be the B2-block containing γ. If γ ′ is still in
M2, thenA′ copies γ fromM1 into γ ′ and replaces γ’s rowwith B1 NIL values. The second possibility (i.e. γ ′ is not inM2)
can be avoided since no operations are executed between the evictions of γ ′ and γ. If some operations were executed,
both blocks γ and γ ′ would be kept in cache (and so inM1 andM2). Therefore, we can suppose γ was removed just prior
to the eviction of γ ′.
It is easy to see that every operation ofA can be executed byA′ inM1, since there is a one to one relation between the cache
lines of C1 and the rows ofM1 (excluding the B1-blocks whose evictions from cache were anticipated, see fifth point).M2 is
a “semimirror” of C2, in the sense that it contains the same B2-blocks of C2 while A is being executed, except for those sub
B1-blocks which are also inM1. By rules 2 and 4, the I/O complexity ofA′ is at most 2Q2 (recall that a miss in the ICmodel
is equivalent to at most two I/Os in the EMmodel).
Let K = Q1B1/Q2; it is easy to see that K ≤ B2. Indeed, if K were greater than B2, a replacement policy forC1 which requires
Q2B2/B1 < Q1 misses would be built from the execution ofA in C2; but this is a contradiction since the replacement policy
of the ICmodel is optimal.A′ can be adjusted so that there are atmost K words exchanged betweenM1 and a B2-block inM2
before this block is removed from the memory: it is sufficient to insert some dummy I/Os. This increases the I/O complexity
ofA′ from 2Q2 to at most 2Q2 + 2Q1B1/K = 4Q2 I/Os. In particular, there are at most 2Q2 inputs and 2Q2 outputs.
We define the working setW(q) after q I/Os as the content ofM1 plus the words in the B2-blocks ofM2 that will be used
by A′ (moved toM1) before the B2-blocks are evicted. When A′ fetches a B2-block from the disk, we can suppose that the
at most K entries which will be moved betweenM1 and the block are immediately included in the working set.
5.2. Impossibility result for rational permutations
In this subsectionwe prove that an optimal cache-oblivious algorithmwhich performs the rational permutations defined
by Σ cannot exist for each value of the cache parameters.
Theorem 10. Let Σ be an infinite set of permutations which contains at most one n-permutation for each n ∈ N, and let N = 2n.
Consider a cache-oblivious algorithmAwhich performs any rational N-permutation defined by an n-permutation inΣ . IfψΣ(i,N)
is not decreasing in N for each fixed i, and it is non decreasing in i for each fixed N and for each i < (logN)/2, thenA cannot be
cache-optimal for each value of the M and B parameters.
Proof. We begin by asserting that a lower bound on the cache complexity in the ICmodel translates into a lower bound on
the I/O complexity in the EMmodel, and vice versa, since the ICmodel adopts an optimal off-line replacement policy [20].
Moreover, the lower bound provided in Theorem 3 is tight since it can be matched by the upper bound given in Corollary 5.
Assume, for the sake of contradiction, thatA attains optimal cache complexity for each value ofM and B. In particular, con-
sider twomodelsC1=IC(M, B1) andC2 = IC(M, B2)where B2 is amultiple of B1, and letQ1 andQ2 be the cache complexities ofA
in the twomodels, respectively.Wewill show that B1 and B2 can be suitably chosen so that Q1 and Q2 cannot be both optimal,
thus reaching a contradiction. To achieve this goal, we apply the simulation technique described in the previous subsection
toA, and obtain an algorithmA′ for theEM(2M, B2) solving the sameproblemofA.We then apply an adaptation of Lemma1
(which is based on a technical result given in [2] for bounding from below the number of disk accesses of matrix transposi-
tion in the EMmodel) toA′, and we prove the impossibility of the simultaneous optimality ofA in the two ICmodels. We
denotewith Q and QI the I/O complexity and the number of inputs, respectively, ofA′; remember that Q ≤ 4Q2 and QI ≤ 2Q2.
Let the i-th target group, 1 ≤ i ≤ N/B2, be the set of entries that will ultimately be in the i-th B2-block of the output
vector (remember that it must be entirely in the disk at the end ofA′). Let γ be a B2-block of the disk or a B2-row ofM2; the
togetherness rating of γ after q I/Os is defined as:
Cγ(q) =
N/B2∑
i=1
f (xγ,i),
where xγ,i denotes the number of entries in γ belonging to the i-th target group just before the (q+ 1)-st I/O. These entries
are not included in the working setW(q) and are not NIL symbol. We also define the togetherness rating for the working set
W(q) as:
CW (q) =
N/B2∑
i=1
f (si),
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where si is the number of entries in the working setW(q) which belong to the i-th target group just before the (q + 1)-st
I/O. The potential function ofA′ after q I/Os is defined as:
POT(q) = CW (q)+
∑
γ∈disk
Cγ(q)+
∑
γ∈M2
Cγ(q).
At the beginning and at the end of the algorithm the above definition is equivalent to the one given in Section 3; then, by
Eq. (6), POT(0) = N log(B2/2ψΣ (log B2,N)), and POT(Q) = N log B2. Hence, POT(Q)− POT(0) = NψΣ(log B2,N).
We now bound the increase in the potential function due to an input; the eviction of a block from the memory does not
affect the potential. Suppose that the q-th I/O is an input and a B2-block γ is fetched into a B2-row ofM2. Before the q-th
input, the intersection between γ and the working setW(q− 1)was empty; after the input, at most K = Q1B1/Q2 entries of
γ are inserted intoW(q− 1). We use the following notation:
• si: number of entries in the working setW(q− 1) belonging to the i-th target group;
• ki: number of entries in γ belonging to the i-th target group just before the q-th miss;
• wi: number of entries in the (at most) K words, inserted inW(q− 1), belonging to the i-th target group.
The si, ki and wi values are limited by the following constraints:
N/B2∑
i=1
si ≤ 2M − K
N/B2∑
i=1
ki ≤ B2
N/B2∑
i=1
wi ≤ K.
The increase in the potential function due to the q-th miss (∆POT(q)) is:
∆POT(q) =
N/B2∑
i=1
[f (si + wi)+ f (ki − wi)− f (si)− f (ki)]
≤
N/B2∑
i=1
[f (si + wi)− f (si)− f (wi)] . (19)
By the definition of the convex function f (Eq. (5)), an upper bound on∆POT(q) is obtained by setting si = (2M− K)/(N/B2)
and wi = K/(N/B2) in Inequality (19):
∆POT(q) ≤
N/B2∑
i=1
si log
si + wi
si
+ wi log si + wi
wi
≤ K log e+ K log 2M
K
= K log 2eM
K
,
since (1+1/x)x ≤ e if x ≥ 1. LetC1 be a cachewithmore than 2ψΣ (log B1,N) lines, whileC2 be a cachewith less than 2ψΣ (log B2,N)
lines. By Theorem 3, cN/B1 ≤ Q1 ≤ dN/B1 for two suitable positive constants c and d. Since the number of input operations
is QI ≤ 2Q2 (remember that an output does not increase the potential and that K = Q1B1/Q2),
POT(Q)− POT(0) ≤
QI∑
q=1
∆POT(q) ≤ 2Q2K log 2eM
K
≤ 2dN log 2eMQ2
cN
.
By recalling that POT(Q)− POT(0) = N log 2ψΣ (log B2,N),
N log 2ψΣ (log B2,N) ≤ 2dN log 2eMQ2
cN
.
Hence,
Q2 ∈ Ω
N2 ψΣ (log B2,N)2d
M
 . (20)
Since ψΣ(i,N) is not decreasing in i for each i < (logN)/2, for N and M large enough, we can choose B2 = M for a suitable
constant 0 <  < 1 such that the number 1/ of cache lines in C2 is less than 2ψΣ (log B2,N). Thus,
Q2 ∈ Ω
N2 ψΣ (log(M),N)2d
M
 ∈ ω(NψΣ(log(M),N)
M
)
.
However, by optimality ofA and Theorem 3, Q2 must beΘ
(
N ψΣ (log(M),N)
M
)
when B2 = M, which yields a contradiction. 
The above theorem proves that any cache-oblivious algorithm which performs the rational permutations defined by
Σ cannot be cache-optimal for each value of M and B. Matrix transposition and bit-reversal are examples of rational
permutationswhich, by Eqs. (3) and (4), satisfy the hypothesis of Theorem10. Thus, Theorem10 implies that cache-oblivious
algorithms for matrix transposition or the bit-reversal of a vector cannot exhibit optimal cache complexity for all values of
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the cache parameters. Note that Theorem 10 does not rule out the existence of an optimal cache-oblivious algorithm for
some particular ranges of the cache parameters. Indeed by Theorem 9, there exists an optimal cache-oblivious algorithm
under the tall cache assumption.
6. Conclusions
In this paper we studied various aspects concerning the execution of rational permutations in a cache-RAM hierarchy
and, more generally, through the adoption of the cache-oblivious setting, in multi-level cache-hierarchies. We first proved a
lower bound on the work complexity of any algorithm that executes rational permutations with optimal cache complexity.
By virtue of this bound we were able to show the work optimality of the cache-aware algorithm derivable from the one
in [15], which exhibits optimal cache complexity. Then, we developed a cache-oblivious algorithm for performing any
rational permutation which exhibits optimal cache and work complexities under the tall cache assumption. When the
rational permutation is amatrix transposition, our cache-oblivious algorithm represents an iterative version of the recursive
cache-oblivious algorithm given in [4]. Finally, we proved that for certain families of rational permutations, includingmatrix
transposition and bit-reversal, a cache-oblivious algorithm which achieves optimal cache complexity for all values of the
IC parameters cannot exist. This result specializes to the case of rational permutations the result proved in [7] for general
permutations, and it is achieved by means of a simulation technique which formalizes the approach used in [7].
To the best of our knowledge, the only impossibility results of the kind of those proved in this paper and in [7], were
proved in [8]. An interesting avenue for further research would be to assess the limits of the cache-oblivious approach for
other fundamental computational problems. Moreover, deeper investigations are required to understand why, in certain
cases, the tall cache assumption is so crucial to obtain optimal cache-oblivious algorithms.
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